


IEEE Xplore®
 RELEASE 1.6

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE](#) [Quick Links](#)

» Search Results

[Peer Review](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Your search matched **15** of **1000253** documents.
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set
Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard
1 The iCore 520-MHz synthesisable CPU core

Richardson, N.; Lun Bin Huang; Hossain, R.; Lewis, J.; Zounes, T.; Soni, N.;

Micro, IEEE, Volume: 23, Issue: 3, May-June 2003
 Pages:46 - 57

[\[Abstract\]](#) [\[PDF Full-Text \(450 KB\)\]](#) IEEE JNL
2 Issue logic for a 600-MHz out-of-order execution microprocessor

Farrell, J.A.; Fischer, T.C.;

Solid-State Circuits, IEEE Journal of, Volume: 33, Issue: 5, May 1998
 Pages:707 - 712

[\[Abstract\]](#) [\[PDF Full-Text \(120 KB\)\]](#) IEEE JNL
3 A 200-MHz 64-b dual-issue CMOS microprocessor

Dobberpuhl, D.W.; Witek, R.T.; Allmon, R.; Anglin, R.; Bertucci, D.; Britton, S.; Chao, L.; Conrad, R.A.; Dever, D.E.; Gieseke, B.; Hassoun, S.M.N.; Hoepfner, G.W.; Kuchler, K.; Ladd, M.; Leary, B.M.; Madden, L.; McLellan, E.J.; Meyer, D.R.; Montanaro, J.; Priore, D.A.; Rajagopalan, V.; Samudrala, S.; Santhanam, S.;
 Solid-State Circuits, IEEE Journal of, Volume: 27, Issue: 11, Nov. 1992
 Pages:1555 - 1567

[\[Abstract\]](#) [\[PDF Full-Text \(1220 KB\)\]](#) IEEE JNL
4 Formal verification of an Intel XScale processor model with scoreboarding, specialized execution pipelines, and

impress data-memory exceptions*Srinivasan, S.K.; Velev, M.N.;*

Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings. First ACM and IEEE International Conference on , 24-26 June 2003
Pages:65 - 74

[\[Abstract\]](#) [\[PDF Full-Text \(714 KB\)\]](#) [IEEE CNF](#)

5 Verification of an industrial CC-NUMA server*Mukherjee, R.; Nakayama, Y.; Mima, T.;*

Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings. , 7-11 Jan. 2002
Pages:747 - 752

[\[Abstract\]](#) [\[PDF Full-Text \(274 KB\)\]](#) [IEEE CNF](#)

6 Indoor location technique for 2G and 3G cellular/PCS networks*Dong-Jye Shyy; Rohani, B.;*

Local Computer Networks, 2000. LCN 2000. Proceedings. 25th Annual IEEE Conference on , 8-10 Nov. 2000
Pages:264 - 271

[\[Abstract\]](#) [\[PDF Full-Text \(484 KB\)\]](#) [IEEE CNF](#)

7 Formal design verification for correctness of pipelined microprocessors with out-of-order instruction execution*Takenaka, T.; Kitamichi, J.; Higashino, T.; Taniguchi, K.;*

Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific , 18-21 Jan. 1999
Pages:177 - 180 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(376 KB\)\]](#) [IEEE CNF](#)

8 A fast and accurate scoreboard algorithm for estimating stationary backgrounds in an image sequence*Lai, A.H.S.; Yung, N.H.C.;*

Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on , Volume: 4 , 31 May-3 June 1998
Pages:241 - 244 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(652 KB\)\]](#) [IEEE CNF](#)

9 Caching processor general registers*Yung, R.; Wilhelm, N.C.;*

Computer Design: VLSI in Computers and Processors, 1995. ICCD '95. Proceedings., 1995 IEEE International Conference on , 2-4 Oct. 1995
Pages:307 - 312

[\[Abstract\]](#) [\[PDF Full-Text \(616 KB\)\]](#) [IEEE CNF](#)

10 A superscalar RISC processor with pseudo vector

processing feature

Shimamura, K.; Tanaka, S.; Shimomura, T.; Hotta, T.; Kamada, E.; Sawamoto, H.; Shimizu, T.; Nakazawa, K.;
Computer Design: VLSI in Computers and Processors, 1995. ICCD '95. Proceedings., 1995 IEEE International Conference on , 2-4 Oct. 1995
Pages:102 - 109

[\[Abstract\]](#) [\[PDF Full-Text \(684 KB\)\]](#) [IEEE CNF](#)

11 Dynamically scheduled VLIW processors

Rau, B.R.;
Microarchitecture, 1993. Proceedings of the 26th Annual International Symposium on , 1-3 Dec. 1993
Pages:80 - 92

[\[Abstract\]](#) [\[PDF Full-Text \(1104 KB\)\]](#) [IEEE CNF](#)

12 The B-&-E model for adaptive wormhole routing

Shen, X.; Cheung, Y.S.;
Parallel and Distributed Processing, 1993. Proceedings of the Fifth IEEE Symposium on , 1-4 Dec. 1993
Pages:170 - 173

[\[Abstract\]](#) [\[PDF Full-Text \(308 KB\)\]](#) [IEEE CNF](#)

13 A strategy for avoiding pipeline interlock delays in a microprocessor

Yoshida, T.; Matsuo, M.; Ueda, T.; Saito, Y.;
Computer Design: VLSI in Computers and Processors, 1990. ICCD '90. Proceedings., 1990 IEEE International Conference on , 17-19 Sept. 1990
Pages:14 - 19

[\[Abstract\]](#) [\[PDF Full-Text \(500 KB\)\]](#) [IEEE CNF](#)

14 80960-next generation

Hinton, G.;
COMPCON Spring '89. Thirty-Fourth IEEE Computer Society International Conference: Intellectual Leverage, Digest of Papers. , 27 Feb.-3 March 1989
Pages:13 - 17

[\[Abstract\]](#) [\[PDF Full-Text \(320 KB\)\]](#) [IEEE CNF](#)

15 A Register Scoreboarding Mechanism

Hinton, G.; Riches, R.; Jasper, C.; Lai, K.;
Solid-State Circuits Conference, 1988. Digest of Technical Papers. ISSCC. 1988 IEEE International , February 17-19, 1988
Pages:270 - 271

[\[Abstract\]](#) [\[PDF Full-Text \(468 KB\)\]](#) [IEEE CNF](#)
